

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Jason Wei

Assignee: Rambus Inc.

Title: "System and Method for Selecting Optimal Data Transition Types for Clock and Data Recovery"

Serial No.: 10/797,443 Filed: March 9, 2004

Examiner: Unknown Tel: Unknown

Docket No.: RA327.P.US Art Unit: Unknown

---

Mail Stop DD  
Commissioner For Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

Pursuant to 37 C.F.R. §1.56, §1.97 and §1.98, Applicant brings the 5 documents listed on the enclosed form PTO-1449 to the Examiner's attention in the above-captioned application. Citation of the listed documents shall not be construed as:

1. an admission that the documents are necessarily prior art with respect to the instant application;
2. a representation that a search has been made; or
3. an admission that the information cited is, or is considered to be, material to patentability as defined in §1.56(b).

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail on the date indicated below and is addressed to: Mail Stop DD, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.


4.5.04

Date

Laurie Moreno

Respectfully submitted,

Arthur J. Behiel  
Attorney for Applicants  
Reg. No. 39,603



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

|   |                      |                        |            |
|---|----------------------|------------------------|------------|
| <b>TRANSMITTAL FORM</b><br><br>(to be used for all correspondence after initial filing) | Application Number   | 10/797,443             |            |
|   | Filing Date          | 03/09/04               |            |
|   | First Named Inventor | Jason Wei              |            |
|   | Art Unit             | Unknown                |            |
|   | Examiner Name        | Unknown                |            |
| Total Number of Pages in This Submission  | 3                    | Attorney Docket Number | RA327.P.US |

| ENCLOSURES (Check all that apply)  |  |   |
|--|--|---|
| <input type="checkbox"/> Fee Transmittal Form<br><input type="checkbox"/> Fee Attached<br><input type="checkbox"/> Amendment/Reply<br><input type="checkbox"/> After Final<br><input type="checkbox"/> Affidavits/declaration(s)<br><input type="checkbox"/> Extension of Time Request<br><input type="checkbox"/> Express Abandonment Request<br><input checked="" type="checkbox"/> Information Disclosure Statement<br><input type="checkbox"/> Certified Copy of Priority Document(s)<br><input type="checkbox"/> Response to Missing Parts/Incomplete Application<br><input type="checkbox"/> Response to Missing Parts under 37 CFR 1.52 or 1.53 | <input type="checkbox"/> Drawing(s)<br><input type="checkbox"/> Licensing-related Papers<br><input type="checkbox"/> Petition<br><input type="checkbox"/> Petition to Convert to a Provisional Application<br><input type="checkbox"/> Power of Attorney, Revocation<br><input type="checkbox"/> Change of Correspondence Address<br><input type="checkbox"/> Terminal Disclaimer<br><input type="checkbox"/> Request for Refund<br><input type="checkbox"/> CD, Number of CD(s) _____ | <input type="checkbox"/> After Allowance communication to Technology Center (TC)<br><input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences<br><input type="checkbox"/> Appeal Communication to TC (Appeal Notice, Brief, Reply Brief)<br><input type="checkbox"/> Proprietary Information<br><input type="checkbox"/> Status Letter<br><input checked="" type="checkbox"/> Other Enclosure(s) (please identify below):<br>1. 1 page PTO-1449 form<br>2. Return Receipt Postcard<br>3. Copy of each cited reference |
| <div>Remarks</div>   |  |   |

| SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT |   |
|--|---|
| Firm or Individual name                    | Silicon Edge Law Group LLP<br>Arthur J. Behiel, Patent Attorney |
| Signature                                  |   |
| Date                                       | April 5, 2004   |

| CERTIFICATE OF TRANSMISSION/MAILING   |               |
|---|---------------|
| I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below. |               |
| Typed or printed name   | Laurie Moreno |
| Signature   |               |
| Date  | 4.5.04        |

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.



|   |                                 |
|---|---------------------------------|
| U.S. Department of Commerce, Patent and Trademark Office                                    | Serial No.: 10/797,443          |
|   | Filing Date: March 9, 2004      |
| SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT                                  | Inventor: Jason Wei             |
| "SYSTEM AND METHOD FOR SELECTING OPTIMAL DATA TRANSITION TYPES FOR CLOCK AND DATA RECOVERY" | Group Art Unit: Unknown         |
|   | Examiner Name: Unknown          |
|   | Attorney Docket No.: RA327.P.US |

U.S. Patent Documents

| *Examiner Initial |   | Document Number | Date | Name | Class | Subclass | Filing Date, If Appropriate |
|-------------------|---|-----------------|------|------|-------|----------|-----------------------------|
|                   | A |                 |      |      |       |          |                             |
|                   | B |                 |      |      |       |          |                             |
|                   | C |                 |      |      |       |          |                             |
|                   | D |                 |      |      |       |          |                             |

Foreign Patent Documents

|  |   |                 |      |         |       |          | Translation |    |
|--|---|-----------------|------|---------|-------|----------|-------------|----|
|  |   | Document Number | Date | Country | Class | Subclass | Yes         | No |
|  | E |                 |      |         |       |          |             |    |

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

|   |   |
|---|---|
| F | MARTIN, Aaron et al., "8 Gb/s Differential Simultaneous Bidirectional Link with 4mV 9ps Waveform Capture Diagnostic Capability." September 2003, IEEE International Solid-State Circuits Conference. Session 4/Clock Recovery and Backplane Transceivers/paper 4.5. 10 pages. |
| G | KASTURIA, Sanjay and WINTERS, Jack H., "Techniques for High-Speed Implementation of Nonlinear Cancellation." June 1991, IEEE Journal on Selected Areas in Communications Vol. 9. No. 5. Pages 711-717.  |
| H | WINTERS, Jack H. and KASTURIA, Sanjay, "Adaptive Nonlinear Cancellation for High-Speed Fiber-Optic Systems." July 1992, IEEE Journal of Lightweight Technology, Vol. 10, No. 7. Pages 971-977.  |
| I | PARHI, Keshab K., "Pipelining in Algorithms with Quantizer Loops." July 1991. IEEE Transactions on Circuits and Systems, Vol. 38, No. 7. Pages 745-754.   |
| J | PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantizer Loops." August 1990. Proc. ISCAS. Pages 2357-2360.  |

Examiner

Date Considered

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.